MAX3100CEE Datasheet Download

Part No.:
MAX3100CEE
Download:
Download Datasheet
Description:
[SPI/Microwire-Compatible UART in QSOP-16]
File Size:
264 K
Page:
24 Pages
Logo:
Manufacturer:
MAXIM [ MAXIM INTEGRATED PRODUCTS ]
PCB Prototype
 MAX3100CEE Datasheet Page:1MAX3100CEE Datasheet Page:2MAX3100CEE Datasheet Page:4MAX3100CEE Datasheet Page:5MAX3100CEE Datasheet Page:6MAX3100CEE Datasheet Page:7MAX3100CEE Datasheet Page:8MAX3100CEE Datasheet Page:9 
SPI/Microwire-Compatible
UART in QSOP-16
ELECTRICAL CHARACTERISTICS (continued)
(V
CC
= +2.7V to +5.5V, T
A
= T
MIN
to T
MAX
, unless otherwise noted. Typical values are at T
A
= +25°C.)
PARAMETER
AC TIMING
(Figure 1)
CS
Low to DOUT Valid
CS
High to DOUT Tri-State
CS
to SCLK Setup Time
CS
to SCLK Hold Time
SCLK Fall to DOUT Valid
DIN to SCLK Setup Time
DIN to SCLK Hold Time
SCLK Period
SCLK High Time
SCLK Low Time
SCLK Rising Edge
to
CS
Falling
CS
Rising Edge
to SCLK Rising
CS
High Pulse Width
Output Rise Time
Output Fall Time
t
DV
t
TR
t
CSS
t
CSH
t
DO
t
DS
t
DH
t
CP
t
CH
t
CL
t
CS0
t
CS1
t
CSW
t
r
t
f
TX,
RTS,
DOUT: C
LOAD
= 100pF
TX,
RTS,
DOUT,
IRQ:
C
LOAD
= 100pF
(Note 1)
(Note 1)
C
LOAD
= 100pF
100
0
238
100
100
100
200
200
10
10
C
LOAD
= 100pF
C
LOAD
= 100pF, R
CS
= 10kΩ
100
0
100
100
100
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
MAX3100
Note 1:
t
CS0
and t
CS1
specify the minimum separation between SCLK rising edges used to write to other devices on the SPI bus
and the
CS
used to select the MAX3100. A separation greater than t
CS0
and t
CS1
ensures that the SCLK edge is ignored.
CS
t
CSS
t
CH
•••
t
CSH
•••
t
DS
t
DH
t
CSH
SCLK
t
CL
DIN
t
DV
DOUT
•••
t
DO
•••
t
TR
Figure 1. Detailed Serial-Interface Timing
_______________________________________________________________________________________
3