W134MH Datasheet Download

Part No.:
W134MH
Download:
Download Datasheet
Description:
[Direct Rambus⑩ Clock Generator]
File Size:
208 K
Page:
12 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 W134MH Datasheet Page:4W134MH Datasheet Page:5W134MH Datasheet Page:6W134MH Datasheet Page:7W134MH Datasheet Page:9W134MH Datasheet Page:10W134MH Datasheet Page:11W134MH Datasheet Page:12 
W134M/W134S
Absolute Maximum Conditions
[1]
Parameter
V
DD, ABS
V
I, ABS
Description
Max. voltage on V
DD
with respect to ground
Max. voltage on any pin with respect ground
Min.
–0.5
–0.5
Max.
4.0
V
DD
+ 0.5
Unit
V
V
External Component Values
[2]
Parameter
R
S
R
P
C
F
C
MID
Serial Resistor
Parallel Resistor
Edge Rate Filter Capacitor
AC Ground Capacitor
Description
Min.
39
51
4–15
[3]
470 pF
Max.
±5%
±5%
±10%
0.1
µF
Unit
pF
±20%
Operating Conditions
[4]
Parameter
V
DD
T
A
t
CYCLE,IN
t
J,IN
DC
IN
FM
IN
PM
IN[6]
t
CYCLE,PD
t
ERR,INIT
DC
IN,PD
t
I,SR
C
IN,PD
DC
IN,PD
C
IN,CMOS
V
IL
V
IH
V
IL,R
V
IH,R
V
IL,PD
V
IH,PD
V
DDIR
V
DDIPD
Supply Voltage
Ambient Operating Temperature
Refclk Input Cycle Time
Input Cycle-to-Cycle Jitter
[5]
Input Duty Cycle over 10,000 Cycles
Input Frequency of Modulation
Modulation Index for Triangular Modulation
Modulation Index for Non-Triangular Modulation
Phase Detector Input Cycle Time at PclkM & SynclkN
Initial Phase error at Phase Detector Inputs
Phase Detector Input Duty Cycle over 10,000 Cycles
Input Slew Rate (measured at 20%-80% of input voltage) for PclkM,
SynclkN, and Refclk
Input Capacitance at PclkM, SynclkN, and Refclk
[7]
Input Capacitance matching at PclkM and
SynclkN
[7]
Input Capacitance at CMOS pins (excluding PclkM, SynclkN, and
Refclk)
[7]
Input (CMOS) Signal Low Voltage
Input (CMOS) Signal High Voltage
Refclk input Low Voltage
Refclk input High Voltage
Input Signal Low Voltage for PD Inputs and StopB
Input Signal High Voltage for PD Inputs and StopB
Input Supply Reference for Refclk
Input Supply Reference for PD Inputs
Description
Min.
3.135
0
10
40
30
30
–0.5
25
1
0.7
0.7
0.7
1.235
1.235
Max.
3.465
70
40
250
60
33
0.6
0.5
[8]
100
0.5
75
4
7
0.5
10
0.3
0.3
0.3
3.465
2.625
Unit
V
°C
ns
ps
%t
CYCLE
kHz
%
%
ns
t
CYCLE,PD
t
CYCLE,PD
V/ns
pF
pF
pF
VDD
VDD
V
DDIR
V
DDIR
V
DDIPD
V
DDIPD
V
V
Notes:
1. Represents stress ratings only, and functional operation at the maximums is not guaranteed.
2. Gives the nominal values of the external components and their maximum acceptable tolerance, assuming Z
CH
= 28Ω.
3. Do not populate C
F
. Leave pads for future use.
4. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
5. Refclk jitter measured at V
DDIR
(nom)/2.
6. If input modulation is used: input modulation is allowed but not required.
7. Capacitance measured at Freq=1 MHz, DC bias = 0.9V and V
AC
< 100 mV.
8. The amount of allowed spreading for any non-triangular modulation is determined by the induced downstream tracking skew, which cannot exceed the skew
generated by the specified 0.6% triangular modulation. Typically, the amount of allowed non-triangular modulation is about 0.5%.
Document #: 38-07426 Rev. *C
Page 8 of 12