CYP15G0401DXB-BGC Datasheet Download

Part No.:
CYP15G0401DXB-BGC
Download:
Download Datasheet
Description:
[Quad HOTLink II Transceiver]
File Size:
4144 K
Page:
53 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CYP15G0401DXB-BGC Datasheet Page:5CYP15G0401DXB-BGC Datasheet Page:6CYP15G0401DXB-BGC Datasheet Page:7CYP15G0401DXB-BGC Datasheet Page:8CYP15G0401DXB-BGC Datasheet Page:10CYP15G0401DXB-BGC Datasheet Page:11CYP15G0401DXB-BGC Datasheet Page:12CYP15G0401DXB-BGC Datasheet Page:13 
CYP15G0401DXB
CYV15G0401DXB
Pin Descriptions
(continued)
CYP(V)15G0401DXB Quad HOTLink II Transceiver
Pin Name
TXRST
I/O Characteristics
LVTTL Input,
asynchronous,
internal pull-up,
sampled by
REFCLK↑
Signal Description
Transmit Clock Phase Reset.
Active LOW. When sampled LOW, the transmit
Phase-align Buffers are allowed to adjust their data-transfer timing (relative to the
selected input clock) to allow clean transfer of data from the Input Register to the
Encoder or Transmit Shifter. When TXRST is sampled HIGH, the internal phase
relationship between the associated TXCLKx and the internal character-rate clock is
fixed and the device operates normally.
When configured for half-rate REFCLK sampling of the transmit character stream
(TXCKSEL = LOW and TXRATE = HIGH), assertion of TXRST is only used to clear
Phase-align buffer faults caused by highly asymmetric REFCLK periods or REFCLKs
with excessive cycle-to-cycle jitter. During this alignment period, one or more
characters may be added to or lost from all the associated transmit paths as the
transmit Phase-align Buffers are adjusted. TXRST must be sampled LOW by a
minimum of two consecutive rising edges REFCLK to ensure the reset operation is
initiated correctly on all channels. This input is ignored when both TXCKSEL and
TXRATE are LOW, since the phase align buffer is bypassed. In all other configurations,
TXRST should be asserted during device initialization to ensure proper operation of
the Phase-align buffer. TXRST should be asserted after the presence of a valid
TXCLKx and after allowing enough time for the TXPLL to lock to the reference clock
(as specified by parameter t
TXLOCK
).
Transmit Clock Select.
Selects the clock source, used to write data into the transmit
Input Register of the transmit channel(s). When LOW, REFCLK↑
is used as the
Input Register clock for TXDx[7:0] and TXCTx[1:0] of all channels. When MID,
TXCLKx↑ is used as the Input Register clock for TXDx[7:0] and TXCTx[1:0]. When
HIGH, TXCLKA↑ is used as the Input Register clock for TXDx[7:0] and TXCTx[1:0] of
all channels.
Transmit Clock Output.
This true and complement output clock is synthesized by
the transmit PLL and is synchronous to the internal transmit character clock. It has
the same frequency as REFCLK (when TXRATE = LOW), or twice the frequency of
REFCLK (when TXRATE = HIGH). This output clock has no direct phase relationship
to REFCLK.
Transmit PLL Clock Rate Select.
When TXRATE = HIGH, the Transmit PLL multi-
plies REFCLK by 20 to generate the serial bit-rate clock. When TXRATE = LOW, the
transmit PLL multiples REFCLK by 10 to generate the serial bit-rate clock. See
for a list of operating serial rates.
When REFCLK is selected to clock the receive parallel interfaces (RXCKSEL = LOW),
the TXRATE input also determines if the clocks on the RXCLKA± and RXCLKC±
outputs are full or half-rate. When TXRATE = HIGH (REFCLK is half-rate), the
RXCLKA± and RXCLKC± output clocks are also half-rate clocks and follow the
frequency and duty cycle of the REFCLK input. When TXRATE = LOW (REFCLK is
full-rate), the RXCLKA± and RXCLKC± output clocks are full-rate clocks and follow
the frequency and duty cycle of the REFCLK input.
When TXCKSEL = MID or HIGH (TXCLKx or TXCLKA selected to clock input
register), configuring TXRATE = HIGH (Half-rate REFCLK) is an invalid mode of
operation.
TXCLKA
TXCLKB
TXCLKC
TXCLKD
LVTTL Clock Input,
internal
pull-down
Transmit Path Input Clocks.
These clocks must be frequency-coherent to
TXCLKO±, but may be offset in phase. The internal operating phase of each input
clock (relative to REFLCK or TXCLKO±) is adjusted when TXRST = LOW and locked
when TXRST = HIGH.
Transmit Path Clock and Clock Control
TXCKSEL
Three-level Select
,
static control input
TXCLKO±
LVTTL Output
TXRATE
LVTTL Input,
static control input,
internal pull-down
Note:
5. Three-level select inputs are used for static configuration. They are ternary (not binary) inputs that make use of non-standard logic levels of LOW, MID, and
HIGH. The LOW level is usually implemented by direct connection to V
SS
(ground). The HIGH level is usually implemented by direct connection to V
CC
. When
not connected or allowed to float, a Three-level select input will self-bias to the MID level.
Document #: 38-02002 Rev. *K
Page 9 of 53