CY8C21123-24SXI Datasheet Download

Part No.:
CY8C21123-24SXI
Download:
Download Datasheet
Description:
[PSoC Programmable System-on-Chip]
File Size:
943 K
Page:
36 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY8C21123-24SXI Datasheet Page:1CY8C21123-24SXI Datasheet Page:2CY8C21123-24SXI Datasheet Page:4CY8C21123-24SXI Datasheet Page:5CY8C21123-24SXI Datasheet Page:6CY8C21123-24SXI Datasheet Page:7CY8C21123-24SXI Datasheet Page:8CY8C21123-24SXI Datasheet Page:9 
CY8C21123, CY8C21223, CY8C21323
Analog System
The Analog System consists of four configurable blocks to allow
creation of complex analog signal flows. Analog peripherals are
very flexible and may be customized to support specific
application requirements. Some of the more common PSoC
analog functions (most available as user modules) are:
Additional System Resources
System Resources, some of which listed in the previous
sections, provide additional capability useful to complete
systems. Additional resources include a switch mode pump, low
voltage detection, and power on reset. The merits of each
system resource are.
Analog-to-digital converters (single or dual, with 8-bit or 10-bit
resolution)
Pin-to-pin comparators (one)
Single-ended comparators (up to 2) with absolute (1.3V)
reference or 8-bit DAC reference
1.3V reference (as a System Resource)
Digital clock dividers provide three customizable clock
frequencies for use in applications. The clocks can be routed
to both the digital and analog systems. Additional clocks can
be generated using digital PSoC blocks as clock dividers.
The I2C module provides 100 and 400 kHz communication over
two wires. Slave, master, and multi-master modes are all
supported.
Low Voltage Detection (LVD) interrupts can signal the
application of falling voltage levels, while the advanced POR
(Power On Reset) circuit eliminates the need for a system
supervisor.
An internal 1.3 voltage reference provides an absolute
reference for the analog system, including ADCs and DACs.
An integrated switch mode pump (SMP) generates normal
operating voltages from a single 1.2V battery cell, providing a
low cost boost converter.
In most PSoC devices, analog blocks are provided in columns of
three, which includes one CT (Continuous Time) and two SC
(Switched Capacitor) blocks. The CY8C21x23 devices provide
limited functionality Type “E” analog blocks. Each column
contains one CT block and one SC block.
The number of blocks on the device family is listed in
Figure 2. CY8C21x23 Analog System Block Diagram
Array Input
Configuration
PSoC Device Characteristics
Depending on your PSoC device characteristics, the digital and
analog systems can have 16, 8, or 4 digital blocks, and 12, 6, or
4 analog blocks.
lists the resources available for specific
PSoC device groups. The PSoC device covered by this data
sheet is highlighted.
Table 1. PSoC Device Characteristics
ACI0[1:0]
ACI1[1:0]
Digital
Rows
Digital
Blocks
Analog
Inputs
Analog
Outputs
Analog
Columns
Analog
Blocks
Digital
IO
SRAM
Size
2K
256
Bytes
1K
256
Bytes
PSoC Part
Number
ACOL1MUX
CY8C29x66
CY8C27x43
up to 4
64
up to 2
44
56
1
16
8
4
4
4
4
0
12
12
48
12
28
8
28
4
4
2
2
0
0
0
4
4
2
2
2
2
0
12
12
6
6
32
K
16
K
16
K
4K
8K
4K
8K
Array
ACE00
ASE10
ACE01
ASE11
CY8C24x94
CY8C24x23A up to 1
24
CY8C21x34
CY8C21x23
CY8C20x34
up to 1
28
16
1
4
512
Bytes
4
256
Bytes
3
512
Bytes
up to 0
28
.
Notes
1. Limited analog functionality
2. Two analog blocks and one CapSense™
Document Number: 38-12022 Rev. *K
Page 3 of 36
Flash