CY8C29466-24PVXI Datasheet Download

Part No.:
CY8C29466-24PVXI
Download:
Download Datasheet
Description:
[PSoC Programmable System-on-Chip Low power at high speed]
File Size:
1645 K
Page:
61 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY8C29466-24PVXI Datasheet Page:4CY8C29466-24PVXI Datasheet Page:5CY8C29466-24PVXI Datasheet Page:6CY8C29466-24PVXI Datasheet Page:7CY8C29466-24PVXI Datasheet Page:9CY8C29466-24PVXI Datasheet Page:10CY8C29466-24PVXI Datasheet Page:11CY8C29466-24PVXI Datasheet Page:12 
CY8C29466, CY8C29566
CY8C29666, CY8C29866
Pinouts
The CY8C29x66 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port
pin (labeled with a ā€œPā€) is capable of Digital I/O. However, V
SS
, V
DD
, SMP, and XRES are not capable of Digital I/O.
28-Pin Part Pinout
Table 2. 28-Pin Part Pinout (PDIP, SSOP, SOIC)
Pin
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Power
I
I/O
I/O
I
I/O
I/O
I/O
I/O
Input
I
I
I/O
I/O
I/O
I/O
Power
Type
Digital
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Power
I
I
Analog
I
I/O
I/O
I
Pin
Name
P0[7]
P0[5]
P0[3]
P0[1]
P2[7]
P2[5]
P2[3]
P2[1]
SMP
P1[7]
P1[5]
P1[3]
P1[1]
V
SS
P1[0]
P1[2]
P1[4]
P1[6]
XRES
P2[0]
P2[2]
P2[4]
P2[6]
P0[0]
P0[2]
P0[4]
P0[6]
V
DD
Active high external reset with internal
pull-down
Direct switched capacitor block input
Direct switched capacitor block input
External analog ground (AGND)
External voltage reference (VREF)
Analog column mux input
Analog column mux input and column output
Analog column mux input and column output
Analog column mux input
Supply voltage
Optional external clock input (EXTCLK)
Crystal (XTALin), I
2
C Serial Clock (SCL),
ISSP-SCLK
Ground connection
Crystal (XTALout), I
2
C Serial Data (SDA),
ISSP-SDATA
Direct switched capacitor block input
Direct switched capacitor block input
Switch mode pump (SMP) connection to
external components required
I
2
C serial clock (SCL)
I
2
C serial data (SDA)
Description
Analog column mux input
Analog column mux input and column output
Analog column mux input and column output
Analog column mux input
Figure 3. CY8C29466 28-Pin PSoC Device
A, I, P0[7]
A, IO, P0[5]
A, IO, P0[3]
A, I, P0[1]
P2[7]
P2[5]
A, I, P2[3]
A, I, P2[1]
SMP
I2C SCL, P1[7]
I2C SDA, P1[5]
P1[3]
I2C SCL, XTALin, P1[1]
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
PDIP
SSOP
SOIC
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V
DD
P0[6], A, I
P0[4], A, IO
P0[2], A, IO
P0[0], A, I
P2[6], External VREF
P2[4], External AGND
P2[2], A, I
P2[0], A, I
XRES
P1[6]
P1[4], EXTCLK
P1[2]
P1[0], XTALout, I2CSDA
LEGEND:
A = Analog, I = Input, and O = Output.
Note
3. These are the ISSP pins, which are not High Z at Power On Reset (POR). See the
PSoC Programmable System-on-Chip
for details.
Document Number: 38-12013 Rev. *S
Page 8 of 61