CY7C63813-SXC Datasheet Download

Part No.:
CY7C63813-SXC
Download:
Download Datasheet
Description:
[enCoRe? II Low Speed USB Peripheral Controller]
File Size:
1587 K
Page:
86 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY7C63813-SXC Datasheet Page:2CY7C63813-SXC Datasheet Page:3CY7C63813-SXC Datasheet Page:4CY7C63813-SXC Datasheet Page:5CY7C63813-SXC Datasheet Page:6CY7C63813-SXC Datasheet Page:7CY7C63813-SXC Datasheet Page:8CY7C63813-SXC Datasheet Page:9 
CY7C63310, CY7C638xx
enCoRe™ II
Low Speed USB Peripheral Controller
Features
125 mA 3.3 V voltage regulator powers external 3.3 V devices
3.3 V I/O pins
USB 2.0-USB-IF certified (TID # 40000085)
enCoRe™ II USB - ‘enhanced Component Reduction’
4 I/O pins with 3.3 V logic levels
Each 3.3 V pin supports high impedance input, internal
pull-up, open drain output or traditional CMOS output
Master or slave operation
Configurable up to 4 Mbit/second transfers in the master
mode
Supports half duplex single data line mode for optical sensors
Crystalless oscillator with support for an external clock. The
internal oscillator eliminates the need for an external crystal
or resonator.
Two internal 3.3 V regulators and an internal USB Pull-up
resistor
Configurable I/O for real world interface without external
components
SPI serial communication
USB Specification compliance
Conforms to USB Specification, Version 2.0
Conforms to USB HID Specification, Version 1.1
Supports one low speed USB device address
Supports one control endpoint and two data endpoints
Integrated USB transceiver with dedicated 3.3 V regulator for
USB signalling and D– pull-up.
Harvard architecture
M8C CPU speed is up to 24 MHz or sourced by an external
clock signal
Up to 256 bytes of RAM
Up to eight Kbytes of flash including EEROM emulation
No external components for switching between PS/2 and
USB modes
No General Purpose I/O (GPIO) pins required to manage
dual mode capability
Typically 10 mA at 6 MHz
10
μA
sleep
Allows easy firmware update
Up to 20 GPIO pins
2 mA source current on all GPIO pins. Configurable 8 or
50 mA/pin current sink on designated pins.
Each GPIO port supports high impedance inputs,
configurable pull-up, open drain output, CMOS/TTL inputs,
and CMOS output
Maskable interrupts on all I/O pins
2-channel 8-bit or 1-channel 16-bit capture timer registers.
Capture timer registers store both rising and falling edge times.
Two registers each for two input pins
Separate registers for rising and falling edge capture
Simplifies the interface to RF inputs for wireless applications
Periodic wakeup with no external components
Internal low power wakeup timer during suspend mode:
Enhanced 8-bit microcontroller
12-bit Programmable Interval Timer with interrupts
Advanced development tools based on Cypress PSoC® tools
Watchdog timer (WDT)
Low-voltage detection with user configurable threshold
voltages
Operating voltage from 4.0 V to 5.5 V DC
Operating temperature from 0–70 °C
Available in 16 and 18-pin PDIP; 16, 18, and 24-pin SOIC;
24-pin QSOP, and 32-pin QFN packages
Industry standard programmer support
Internal memory
Interface can auto configure to operate as PS/2 or USB
Low power consumption
0.1 Applications
The CY7C63310/CY7C638xx is targeted for the following
applications:
PC HID devices
In system reprogrammability:
Mice (optomechanical, optical, trackball)
Joysticks
Game pad
Barcode scanners
POS terminal
Consumer electronics
Toys
Remote controls
Security dongles
San Jose
,
CA 95134-1709
408-943-2600
Revised March 18, 2011
Gaming
GPIO ports
General purpose
A dedicated 3.3 V regulator for the USB PHY. Aids in signalling
and D– line pull-up
Cypress Semiconductor Corporation
Document 38-08035 Rev. *N
198 Champion Court