CY7C68013A-128AXI Datasheet Download

Part No.:
CY7C68013A-128AXI
Download:
Download Datasheet
Description:
[EZ-USB FX2LP⑩ USB Microcontroller High-Speed USB Peripheral Controller]
File Size:
1649 K
Page:
62 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY7C68013A-128AXI Datasheet Page:2CY7C68013A-128AXI Datasheet Page:3CY7C68013A-128AXI Datasheet Page:4CY7C68013A-128AXI Datasheet Page:5CY7C68013A-128AXI Datasheet Page:6CY7C68013A-128AXI Datasheet Page:7CY7C68013A-128AXI Datasheet Page:8CY7C68013A-128AXI Datasheet Page:9 
CY7C68013A, CY7C68014A
CY7C68015A, CY7C68016A
EZ-USB FX2LP™ USB Microcontroller
High-Speed USB Peripheral Controller
1. Features (CY7C68013A/14A/15A/16A)
USB 2.0 USB IF high-speed certified (TID # 40460272)
Single chip integrated USB 2.0 transceiver, smart SIE, and
enhanced 8051 microprocessor
Fit, form and function compatible with the FX2
Pin compatible
Object-code-compatible
Functionally compatible (FX2LP is a superset)
Ultra Low power: I
CC
no more than 85 mA in any mode
Ideal for bus and battery powered applications
Software: 8051 code runs from:
Internal RAM, which is downloaded via USB
Internal RAM, which is loaded from EEPROM
External memory device (128 pin package)
16 KBytes of on-chip Code/Data RAM
Four programmable BULK/INTERRUPT/ISOCHRONOUS
endpoints
Buffering options: double, triple, and quad
Additional programmable (BULK/INTERRUPT) 64 byte
endpoint
8-bit or 16-bit external data interface
Smart Media Standard ECC generation
GPIF (General Programmable Interface)
Enables direct connection to most parallel interfaces
Programmable waveform descriptors and configuration reg-
isters to define waveforms
Supports multiple Ready (RDY) inputs and Control (CTL) out-
puts
Integrated, industry standard enhanced 8051
48 MHz, 24 MHz, or 12 MHz CPU operation
Four clocks per instruction cycle
Two USARTS
Three counter/timers
Expanded interrupt system
Two data pointers
3.3V operation with 5V tolerant inputs
Vectored USB interrupts and GPIF/FIFO interrupts
Separate data buffers for the Setup and Data portions of a
CONTROL transfer
Integrated I
2
C controller, runs at 100 or 400 kHz
Four integrated FIFOs
Integrated glue logic and FIFOs lower system cost
Automatic conversion to and from 16-bit buses
Master or slave operation
Uses external clock or asynchronous strobes
Easy interface to ASIC and DSP ICs
Available in Commercial and Industrial temperature grade (all
packages except VFBGA)
Cypress Semiconductor Corporation
Document #: 38-08032 Rev. *L
198 Champion Court
San Jose
,
CA 95134-1709
• 408-943-2600
Revised February 8, 2008