CY7C68001-56PVXC Datasheet Download

Part No.:
Download Datasheet
[EZ-USB SX2⑩ High-Speed USB Interface Device]
File Size:
1516 K
42 Pages
PCB Prototype
 CY7C68001-56PVXC Datasheet Page:4CY7C68001-56PVXC Datasheet Page:5CY7C68001-56PVXC Datasheet Page:6CY7C68001-56PVXC Datasheet Page:7CY7C68001-56PVXC Datasheet Page:9CY7C68001-56PVXC Datasheet Page:10CY7C68001-56PVXC Datasheet Page:11CY7C68001-56PVXC Datasheet Page:12 
has two modes of enumeration. The first mode is
automatic through EEPROM boot load, as described in
descriptor or VID, PID, and DID as described below.
• Writes two bytes (four command data transfers) that define
the length of the entire descriptor about to be transferred.
In this case, the length is always six.
• Writes the VID, PID, and DID bytes: 0xB4, 0x04, 0x02, 0x10,
0x01, 0x00 (in nibble format per the command protocol).
The default descriptor is listed in Section 12.0. The default
descriptor can be used as a starting point for a custom
Standard Enumeration
has 500 bytes of descriptor RAM into which the
external master may write its descriptor. The descriptor RAM
is accessed through register 0x30. To load a descriptor, the
external master does the following:
• Initiate a Write Request to register 0x30.
• Write two bytes (four command data transfers) that define
the length of the entire descriptor about to be transferred.
The LSB is written first, followed by the MSB.
• Write the descriptor, one byte at a time until complete.
Note: the register address is only written once.
After the entire descriptor has been transferred, the
float the pull-up resistor connected to D+, and parse through
the descriptor to locate the individual descriptors. After the
has parsed the entire descriptor, the
will connect the
pull-up resistor and enumerate automatically. When enumer-
ation is complete, the
will notify the external master with
an ENUMOK interrupt.
The format and order of the descriptor should be as follows
(see Section 12.0 for an example):
• Device.
• Device qualifier.
• High-speed configuration, high-speed interface, high-
speed endpoints.
• Full-speed configuration, full-speed interface, full-speed
• String.
The SX2 can be set to run in full speed only mode. To force full
speed only enumeration write a 0x02 to the unindexed register
CT1 at address 0xE6FB before downloading the descriptors.
This disables the chirp mechanism forcing the SX2 to come up
in full speed only mode after the descriptors are loaded. The
CT1 register can be accessed using the unindexed register
mechanism. Examples of writing to unindexed registers are
shown in Section 5.1. Each write consists of a command write
with the target register followed by the write of the upper nibble
of the value followed by the write of the lower nibble of the
Endpoint 0
will automatically respond to USB chapter 9 requests
without any external master intervention. If the
a request to which it cannot respond automatically, the
will notify the external master. The external master then has
the choice of responding to the request or stalling.
After the
receives a set-up packet to which it cannot
respond automatically, the
will assert a SETUP interrupt.
After the external master reads the Interrupt Status Byte to
determine that the interrupt source was the SETUP interrupt,
it can initiate a read request to the SETUP register, 0x32.
When the
sees a read request for the SETUP register, it
will present the first byte of set-up data to the external master.
Each additional read request will present the next byte of set-
up data, until all eight bytes have been read.
The external master can stall this request at this or any other
time. To stall a request, the external master initiates a write
request for the SETUP register, 0x32, and writes any non-zero
value to the register.
If this set-up request has a data phase, the
will then
interrupt the external master with an EP0BUF interrupt when
the buffer becomes available. The
determines the
direction of the set-up request and interrupts when either:
• IN: the Endpoint 0 buffer becomes available to write to, or
• OUT: the Endpoint 0 buffer receives a packet from the USB
For an IN set-up transaction, the external master can write up
to 64 bytes at a time for the data phase. The steps to write a
packet are as follows:
1. Wait for an EP0BUF interrupt, indicating that the buffer is
2. Initiate a write request for register 0x31.
3. Write one data byte.
4. Repeat steps 2 and 3 until either all the data or 64 bytes
have been written, whichever is less.
5. Write the number of bytes in this packet to the byte count
register, 0x33.
To send more than 64 bytes, the process is repeated. The
internally stores the length of the data phase that was specified
in the wLength field (bytes 6,7) of the set-up packet. To send
less than the requested amount of data, the external master
writes a packet that is less than 64 bytes, or if a multiple of 64,
the external master follows the data with a zero-length packet.
When the
sees a short or zero-length packet, it will
complete the set-up transfer by automatically completing the
handshake phase. The
will not allow more data than the
wLength field specified in the set-up packet. Note: the
Default Enumeration
The external master may simply load a VID, PID, and DID and
use the default descriptor built into the
To use the default
descriptor, the descriptor length described above must equal
6. After the external master has written the length, the VID,
PID, and DID must be written LSB, then MSB. For example, if
the VID, PID, and DID are 0x04B4, 0x1002, and 0x0001
respectively, then the external master does the following:
• Initiates a Write Request to register 0x30.
6. These and all other data bytes must conform to the command protocol.
Document #: 38-08013 Rev. *H
Page 8 of 42