CY7C67300-100AXI Datasheet Download

Part No.:
CY7C67300-100AXI
Download:
Download Datasheet
Description:
[EZ-Host⑩ Programmable Embedded USB Host and Peripheral Controller with Automotive AEC Grade Support]
File Size:
1760 K
Page:
98 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY7C67300-100AXI Datasheet Page:2CY7C67300-100AXI Datasheet Page:3CY7C67300-100AXI Datasheet Page:4CY7C67300-100AXI Datasheet Page:5CY7C67300-100AXI Datasheet Page:6CY7C67300-100AXI Datasheet Page:7CY7C67300-100AXI Datasheet Page:8CY7C67300-100AXI Datasheet Page:9 
CY7C67300
EZ-Host™ Programmable Embedded USB Host and
Peripheral Controller with Automotive AEC Grade Support
EZ-Host Features
• Single chip programmable USB dual-role (Host/Peripheral)
controller with two configurable Serial Interface Engines
(SIEs) and four USB ports
• Support for USB On-The-Go (OTG) protocol
• On-chip 48 MHz 16-bit processor with dynamically
switchable clock speed
• Configurable IO block supporting a variety of IO options or
up to 32 bits of General Purpose IO (GPIO)
• 4K x 16 internal masked ROM containing built in BIOS that
supports a communication ready state with access to I
2
C™
EEPROM Interface, external ROM, UART, or USB
• 8K x 16 internal RAM for code and data buffering
• Extended memory interface port for external SRAM and
ROM
• 16-bit parallel Host Port Interface (HPI) with a DMA/mailbox
data path for an external processor to directly access all of
the on-chip memory and control on-chip SIEs
• Fast serial port supports from 9600 baud to 2.0M baud
SPI support in both master and slave
On-chip 16-bit DMA/mailbox data path interface
Supports 12 MHz external crystal or clock
3.3V operation
Automotive AEC grade option (–40°C to 85°C)
Package option—100-pin TQFP
Typical Applications
EZ-Host is a very powerful and flexible dual role USB controller
that supports a wide variety of applications. It is primarily
intended to enable host capability in applications such as:
• Set top boxes
• Printers
• KVM switches
• Kiosks
• Automotive applications
• Wireless access points
CY7C67300 Block Diagram
CY7C67300
nRESET
Control
Timer 0
Timer 1
UART I/F
I2C
EEPROM I/F
Watchdog
CY16
16-bit RISC CORE
Vbus, ID
OTG
D+,D-
USB-A
HSS I/F
PWM
SPI I/F
IDE I/F
SHARED INPUT/OUTPUT PINS
GPIO [31:0]
SIE1
Host/
Peripheral
USB Ports
D+,D-
USB-B
D+,D-
USB-A
SIE2
D+,D-
USB-B
4Kx16
ROM BIOS
8Kx16
RAM
HPI I/F
GPIO
X1
X2
PLL
Mobile
Power
Booster
External MEM I/F
(SRAM/ROM)
SHARED INPUT/OUTPUT PINS
A[15:0] D[15:0]
CTRL[9:0]
Cypress Semiconductor Corporation
Document #: 38-08015 Rev. *H
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised May 16, 2007