CY7C164-25PC Datasheet Download

Part No.:
CY7C164-25PC
Download:
Download Datasheet
Description:
[16K x 4 Static RAM]
File Size:
265 K
Page:
9 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY7C164-25PC Datasheet Page:1CY7C164-25PC Datasheet Page:2CY7C164-25PC Datasheet Page:4CY7C164-25PC Datasheet Page:5CY7C164-25PC Datasheet Page:6CY7C164-25PC Datasheet Page:7CY7C164-25PC Datasheet Page:8CY7C164-25PC Datasheet Page:9 
CY7C164
CY7C166
AC Test Loads and Waveforms
5V
OUTPUT
30 pF
INCLUDING
JIG AND
SCOPE
(a)
Equivalent to:
R2
255Ω
R1 481Ω
5V
OUTPUT
5 pF
INCLUDING
JIG AND
SCOPE
(b)
R2
255Ω
C164–5
R1 481Ω
ALL INPUT PULSES
3.0V
GND
10%
90%
90%
10%
< 5 ns
C164–6
< 5 ns
THÉVENIN EQUIVALENT
167Ω
OUTPUT
1.73V
Switching Characteristics
Over the Operating Range
[4]
CY7C164-15
CY7C166-15
Parameter
READ CYCLE
t
RC
t
AA
t
OHA
t
ACE
t
DOE
t
LZOE
t
HZOE
t
LZCE
t
HZCE
t
PU
t
PD
WRITE CYCLE
[7]
t
WC
t
SCE
t
AW
t
HA
t
SA
t
PWE
t
SD
t
HD
t
LZWE
t
HZWE
Write Cycle Time
CE LOW to Write End
Address Set-Up to Write End
Address Hold from Write End
Address Set-Up to Write Start
WE Pulse Width
Data Set-Up to Write End
Data Hold from Write End
WE HIGH to Low Z
[5]
WE LOW to High Z
[5, 6]
15
12
12
0
0
12
10
0
5
7
20
20
20
0
0
15
10
0
5
7
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Read Cycle Time
Address to Data Valid
Output Hold from Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE LOW to Low Z
OE HIGH to High Z
CE LOW to Low Z
[5]
CE HIGH to High Z
[5, 6]
CE LOW to Power-Up
CE HIGH to Power-Down
0
15
7C166
7C166
7C166
3
8
0
20
3
8
5
10
3
15
10
3
10
15
15
5
25
12
25
25
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Description
Min.
Max.
CY7C164-25
CY7C166-25
Min.
Max.
Unit
Notes:
4. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
I
OL
/I
OH
and 30-pF load capacitance.
5. At any given temperature and voltage condition, t
HZCE
is less than t
LZCE
for any given device. These parameters are guaranteed by design and not 100% tested.
6. t
HZCE
and t
HZWE
are specified with C
L
= 5 pF as in part (b) in AC Test Loads. Transition is measured
±500
mV from steady-state voltage.
7. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a
write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
Document #: 38-05025 Rev. *A
Page 3 of 9