CY7C141-25JC Datasheet Download

Part No.:
CY7C141-25JC
Download:
Download Datasheet
Description:
[1K x 8 Dual-Port Static Ram]
File Size:
204 K
Page:
17 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY7C141-25JC Datasheet Page:2CY7C141-25JC Datasheet Page:3CY7C141-25JC Datasheet Page:4CY7C141-25JC Datasheet Page:5CY7C141-25JC Datasheet Page:6CY7C141-25JC Datasheet Page:7CY7C141-25JC Datasheet Page:8CY7C141-25JC Datasheet Page:9 
1CY 7C14 0
fax id: 5200
CY7C130/CY7C131
CY7C140/CY7C141
1K x 8 Dual-Port Static Ram
Features
• True Dual-Ported memory cells which allow simulta-
neous reads of the same memory location
• 1K x 8 organization
• 0.65-micron CMOS for optimum speed/power
• High-speed access: 15 ns
• Low operating power: I
CC
= 90 mA (max.)
• Fully asynchronous operation
• Automatic power-down
• Master CY7C130/CY7C131 easily expands data bus
width to 16 or more bits using slave CY7C140/CY7C141
• BUSY output flag on CY7C130/CY7C131; BUSY input
on CY7C140/CY7C141
• INT flag for port-to-port communication
• Available in 48-pin DIP (CY7C130/140), 52-pin PLCC and
52-pin TQFP
• Pin-compatible and functionally equivalent to
IDT7130/IDT7140
Functional Description
The CY7C130/CY7C131/CY7C140 and CY7C141 are
high-speed CMOS 1K by 8 dual-port static RAMs. Two ports
are provided permitting independent access to any location in
memory. The CY7C130/ CY7C131 can be utilized as either a
standalone 8-bit dual-port static RAM or as a master dual-port
RAM in conjunction with the CY7C140/CY7C141 slave du-
al-port device in systems requiring 16-bit or greater word
widths. It is the solution to applications requiring shared or
buffered data, such as cache memory for DSP, bit-slice, or
multiprocessor designs.
Each port has independent control pins; chip enable (CE),
write enable (R/W), and output enable (OE). Two flags are
provided on each port, BUSY and INT. BUSY signals that the
port is trying to access the same location currently being ac-
cessed by the other port. INT is an interrupt flag indicating that
data has been placed in a unique location (3FF for the left port
and 3FE for the right port). An automatic power-down feature
is controlled independently on each port by the chip enable
(CE) pins.
The CY7C130 and CY7C140 are available in 48-pin DIP. The
CY7C131 and CY7C141 are available in 52-pin PLCC and
PQFP.
Logic Block Diagram
R/W
L
CE
L
OE
L
R/W
R
CE
R
OE
R
Pin Configurations
DIP
Top View
CE
L
R/W
L
BUSY
L
INT
L
OE
L
A
0L
A
1L
A
2L
A
3L
A
4L
A
5L
A
6L
A
7L
A
8L
A
9L
I/O
0L
I/O
1L
I/O
2L
I/O
3L
I/O
4L
I/O
5L
I/O
6L
I/O
7L
GND
48
1
47
2
46
3
45
4
44
5
43
6
42
7
41
8
40
9
39
10
38
11
12 7C130 37
13 7C140 36
14
35
15
34
16
33
17
32
18
31
30
19
20
29
28
21
22
27
23
26
24
25
V
CC
CE
R
R/W
R
BUSY
R
INT
R
OE
R
A
0R
A
1R
A
2R
A
3R
A
4R
A
5R
A
6R
A
7R
A
8R
A
9R
I/O
7R
I/O
6R
I/O
5R
I/O
4R
I/O
3R
I/O
2R
I/O
1R
I/O
0R
C130-2
I/O
7L
I/O
0L
[1]
BUSY
L
A
9L
A
0L
I/O
CONTROL
I/O
CONTROL
I/O
7R
I/O
0R
BUSY
R
ADDRESS
DECODER
MEMORY
ARRAY
ADDRESS
DECODER
A
9R
A
0R
CE
L
OE
L
R/W
L
ARBITRATION
LOGIC
(7C130/7C131 ONLY)
AND
INTERRUPT LOGIC
CE
R
OE
R
R/W
R
INT
R
[2]
INT
L
[2]
C130-1
Notes:
1. CY7C130/CY7C131 (Master): BUSY is open drain output and requires pull-up resistor
CY7C140/CY7C141 (Slave): BUSY is input.
2. Open drain outputs: pull-up resistor required
s
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134 •
408-943-2600
May 1989 – Revised March 27, 1997