CY7C1345B-100AC Datasheet Download

Part No.:
CY7C1345B-100AC
Download:
Download Datasheet
Description:
[128K x 36 Synchronous Flow-Through 3.3V Cache RAM]
File Size:
346 K
Page:
17 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY7C1345B-100AC Datasheet Page:2CY7C1345B-100AC Datasheet Page:3CY7C1345B-100AC Datasheet Page:4CY7C1345B-100AC Datasheet Page:5CY7C1345B-100AC Datasheet Page:6CY7C1345B-100AC Datasheet Page:7CY7C1345B-100AC Datasheet Page:8CY7C1345B-100AC Datasheet Page:9 
CY7C1345B
128K x 36 Synchronous Flow-Through 3.3V Cache RAM
Features
• Supports 117-MHz microprocessor cache systems with
zero wait states
• 128K by 36 common I/O
• Fast clock-to-output times
— 7.5 ns (117-MHz version)
• Two-bit wrap-around counter supporting either
interleaved or linear burst sequence
• Separate processor and controller address strobes pro-
vide direct interface with the processor and external
cache controller
• Synchronous self-timed write
• Asynchronous output enable
• Supports 3.3V & 2.5V I/O levels
• ZZ “sleep” mode
Functional Description
The CY7C1345B is a 3.3V, 128K by 36 synchronous cache
RAM designed to interface with high-speed microprocessors
with minimum glue logic. Maximum access delay from clock
rise is 7.5 ns (117-MHz version). A 2-bit on-chip counter cap-
tures the first address in a burst and increments the address
automatically for the rest of the burst access.
The CY7C1345B allows either interleaved or linear burst se-
quences, selected by the MODE input pin. A HIGH selects an
interleaved burst sequence, while a LOW selects a linear burst
sequence. Burst accesses can be initiated with the Processor
Address Strobe (ADSP) or the cache Controller Address
Strobe (ADSC) inputs. Address advancement is controlled by
the Address Advancement (ADV) input.
A synchronous self-timed write mechanism is provided to sim-
plify the write interface. A synchronous chip enable input and
an asynchronous output enable input provide easy control for
bank selection and output three-state control.
Logic Block Diagram
CLK
ADV
ADSC
ADSP
A
[16:0]
GW
BWE
BWS
3
BWS
2
BWS
1
BWS
0
CE
1
CE
2
CE
3
MODE
(A
0
,A
1
) 2
BURST Q
0
CE COUNTER
Q
1
CLR
Q
ADDRESS
CE REGISTER
D
DDQ[31:24],DP3Q
BYTEWRITE
REGISTERS
DDQ[23:16],DP2Q
BYTEWRITE
REGISTERS
D DQ[15:8],DP1 Q
BYTEWRITE
REGISTERS
D DQ[7:0],DP0 Q
BYTEWRITE
REGISTERS
D
ENABLE Q
CE REGISTER
CLK
INPUT
REGISTERS
CLK
15
17
17
15
128K X 36
MEMORY
ARRAY
36
36
OE
ZZ
SLEEP
CONTROL
DQ
[31:0]
DP
[3:0]
Selection Guide
7C1345B-117
Maximum Access Time (ns)
Maximum Operating Current (mA)
Maximum Standby Current (mA)
Intel and Pentium are registered trademarks of Intel Corporation.
7C1345B-100
8.0
325
2.0
7.5
350
2.0
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
September 11, 2000