CY7C128A-35PC Datasheet Download

Part No.:
CY7C128A-35PC
Download:
Download Datasheet
Description:
[2K x 8 Static RAM]
File Size:
205 K
Page:
11 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY7C128A-35PC Datasheet Page:1CY7C128A-35PC Datasheet Page:2CY7C128A-35PC Datasheet Page:3CY7C128A-35PC Datasheet Page:5CY7C128A-35PC Datasheet Page:6CY7C128A-35PC Datasheet Page:7CY7C128A-35PC Datasheet Page:8CY7C128A-35PC Datasheet Page:9 
CY7C128A
Switching Waveforms
Read Cycle No. 1
[10, 11]
t
RC
ADDRESS
t
OHA
DATA OUT
PREVIOUS DATA VALID
t
AA
DATA VALID
C128A–6
Read Cycle No. 2
[10, 12]
CE
t
ACE
OE
t
DOE
t
LZOE
HIGH IMPEDANCE
t
LZCE
V
CC
SUPPLY
CURRENT
t
PU
50%
t
PD
I
CC
50%
I
SB
C128A–7
t
RC
t
HZOE
t
HZCE
DATA VALID
HIGH
IMPEDANCE
DATA OUT
Write Cycle No. 1 (WE Controlled)
[9, ]
t
WC
ADDRESS
t
SCE
CE
t
SA
WE
t
SD
DATA IN
DATA
IN
VALID
t
HZWE
DATA I/O
DATA UNDEFINED
C128A–8
t
AW
t
PWE
t
HA
t
HD
t
LZWE
HIGH IMPEDANCE
Notes:
10. WE is HIGH for read cycle.
11. Device is continuously selected. OE, CE = V
IL
.
12. Address valid prior to or coincident with CE transition LOW.
13. Data I/O pins enter high-impedance state, as shown, when OE is held LOW during write.
Document #: 38-05028 Rev. **
Page 4 of 10