CY7C1069AV33-10ZXC Datasheet Download

Part No.:
CY7C1069AV33-10ZXC
Download:
Download Datasheet
Description:
[2M x 8 Static RAM]
File Size:
396 K
Page:
9 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY7C1069AV33-10ZXC Datasheet Page:1CY7C1069AV33-10ZXC Datasheet Page:2CY7C1069AV33-10ZXC Datasheet Page:3CY7C1069AV33-10ZXC Datasheet Page:4CY7C1069AV33-10ZXC Datasheet Page:5CY7C1069AV33-10ZXC Datasheet Page:7CY7C1069AV33-10ZXC Datasheet Page:8CY7C1069AV33-10ZXC Datasheet Page:9 
CY7C1069AV33
Switching Waveforms
(continued)
Write Cycle No. 1 (CE
1
Controlled)
[16, 17, 18]
t
WC
ADDRESS
CE
t
SA
t
SCE
t
AW
t
PWE
WE
t
BW
t
SD
DATAI/O
t
HD
t
HA
Write Cycle No. 2 (WE Controlled, OE LOW)
[16, 17, 18]
t
WC
ADDRESS
CE
t
SCE
t
AW
t
SA
t
PWE
t
HA
WE
t
HZWE
DATA I/O
t
LZWE
t
SD
t
HD
Truth Table
CE
1
H
X
L
L
L
CE
2
X
L
H
H
H
OE
X
X
L
X
H
WE
X
X
H
L
H
I/O
0
–I/O
7
High-Z
High-Z
Data Out
Data In
High-Z
Power-down
Power-down
Read All Bits
Write All Bits
Selected, Outputs Disabled
Mode
Power
Standby (I
SB
)
Standby (I
SB
)
Active (I
CC
)
Active (I
CC
)
Active (I
CC
)
Notes:
16. Data I/O is high-impedance if OE = V
IH
.
17. If CE
1
goes HIGH/CE
2
LOW simultaneously with WE going HIGH, the output remains in a high–impedance state.
18. CE above is defined as a combination of CE
1
and CE
2
. It is active low.
Document #: 38-05255 Rev. *F
Page 6 of 9