CY7C1041D-10ZSXI Datasheet Download

Part No.:
CY7C1041D-10ZSXI
Download:
Download Datasheet
Description:
[4-Mbit (256K x 16) Static RAM]
File Size:
336 K
Page:
9 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY7C1041D-10ZSXI Datasheet Page:2CY7C1041D-10ZSXI Datasheet Page:3CY7C1041D-10ZSXI Datasheet Page:4CY7C1041D-10ZSXI Datasheet Page:5CY7C1041D-10ZSXI Datasheet Page:6CY7C1041D-10ZSXI Datasheet Page:7CY7C1041D-10ZSXI Datasheet Page:8CY7C1041D-10ZSXI Datasheet Page:9 
CY7C1041D
4-Mbit (256K x 16) Static RAM
Features
• Pin-and function-compatible with CY7C1041B
• High speed
— t
AA
= 10 ns
• Low active power
— I
CC
= 90 mA @ 10 ns (Industrial)
• Low CMOS standby power
— I
SB2
= 10 mA
• 2.0 V Data Retention
• Automatic power-down when deselected
• TTL-compatible inputs and outputs
• Easy memory expansion with CE and OE features
• Available in lead-free 44-Lead (400-Mil) Molded SOJ and
44-Pin TSOP II packages
Functional Description
[1]
The CY7C1041D is a high-performance CMOS static RAM
organized as 256K words by 16 bits. Writing to the device is
accomplished by taking Chip Enable (CE) and Write Enable
(WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data
from I/O pins (I/O
0
through I/O
7
), is written into the location
specified on the address pins (A
0
through A
17
). If Byte High
Enable (BHE) is LOW, then data from I/O pins (I/O
8
through
I/O
15
) is written into the location specified on the address pins
(A
0
through A
17
).
Reading from the device is accomplished by taking Chip
Enable (CE) and Output Enable (OE) LOW while forcing the
Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,
then data from the memory location specified by the address
pins will appear on I/O
0
to I/O
7
. If Byte High Enable (BHE) is
LOW, then data from memory will appear on I/O
8
to I/O
15
. See
the truth table at the back of this data sheet for a complete
description of read and write modes.
The input/output pins (I/O
0
through I/O
15
) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), the BHE and BLE
are disabled (BHE, BLE HIGH), or during a write operation (CE
LOW, and WE LOW).
The CY7C1041D is available in a standard 44-pin
400-mil-wide body width SOJ and 44-pin TSOP II package
with center power and ground (revolutionary) pinout.
Logic Block Diagram
Pin Configurations
SOJ / TSOPII
Top View
INPUT BUFFER
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
I/O
0
–I/O
7
I/O
8
–I/O
15
256K x 16
COLUMN
DECODER
BHE
WE
CE
OE
BLE
A
0
A
1
A
2
A
3
A
4
CE
I/O
0
I/O
1
I/O
2
I/O
3
V
CC
V
SS
I/O
4
I/O
5
I/O
6
I/O
7
WE
A
5
A
6
A
7
A
8
A
9
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
A
17
A
16
A
15
OE
BHE
BLE
I/O
15
I/O
14
I/O
13
I/O
12
V
SS
V
CC
I/O
11
I/O
10
I/O
9
I/O
8
NC
A
14
A
13
A
12
A
11
A
10
ROW DECODER
Note:
1. For guidelines on SRAM system design, please refer to the “System Design Guidelines” Cypress application note, available on the internet at www.cypress.com.
A
9
A
10
A
11
A
12
A
13
A
14
A
15
A
16
A
17
SENSE AMPS
Cypress Semiconductor Corporation
Document #: 38-05472 Rev. *C
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised March 31, 2006