CY7C025AV-25AC Datasheet Download

Part No.:
CY7C025AV-25AC
Download:
Download Datasheet
Description:
[3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM]
File Size:
242 K
Page:
19 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY7C025AV-25AC Datasheet Page:2CY7C025AV-25AC Datasheet Page:3CY7C025AV-25AC Datasheet Page:4CY7C025AV-25AC Datasheet Page:5CY7C025AV-25AC Datasheet Page:6CY7C025AV-25AC Datasheet Page:7CY7C025AV-25AC Datasheet Page:8CY7C025AV-25AC Datasheet Page:9 
CY7C024AV/025AV/026AV
CY7C0241AV/0251AV/036AV
3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
Features
• True dual-ported memory cells which allow
simultaneous access of the same memory location
• 4/8/16K × 16 organization (CY7C024AV/025AV/026AV)
• 4/8K × 18 organization (CY7C0241AV/0251AV)
• 16K × 18 organization (CY7C036AV)
• 0.35-micron CMOS for optimum speed/power
• High-speed access: 20 and 25 ns
• Low operating power
— Active: I
CC
= 115 mA (typical)
— Standby: I
SB3
= 10
µA
(typical)
• Fully asynchronous operation
• Automatic power-down
• Expandable data bus to 32/36 bits or more using
Master/Slave chip select when using more than one
device
• On-chip arbitration logic
• Semaphores included to permit software handshaking
between ports
• INT flag for port-to-port communication
• Separate upper-byte and lower-byte control
• Pin select for Master or Slave
• Commercial and industrial temperature ranges
• Available in 100-pin TQFP
Logic Block Diagram
R/W
L
UB
L
R/W
R
UB
R
CE
L
LB
L
OE
L
8/9
8/9
8/9
CE
R
LB
R
OE
R
[1]
[1]
I/O
8/9L
–I/O
15/17L
[2]
I/O
0L
–I/O
7/8L
I/O
Control
I/O
Control
8/9
I/O
8/9L
–I/O
15/17R
[2]
I/O
0L
–I/O
7/8R
A
0L
–A
11/1213L
[3]
12/13/14
Address
Decode
12/13/14
True Dual-Ported
RAM Array
Address
Decode
12/13/14
12/13/14
A
0R
–A
11/12/13R
[3]
[3]
[3]
A
0L
–A
11/12/13L
CE
L
OE
L
R/W
L
SEM
L
[4]
BUSY
L
INT
L
UB
L
LB
L
Notes:
1. I/O
8
–I/O
15
for x16 devices; I/O
9
–I/O
17
for x18 devices.
2. I/O
0
–I/O
7
for x16 devices; I/O
0
–I/O
8
for x18 devices.
3. A
0
–A
11
for 4K devices; A
0
–A
12
for 8K devices; A
0
–A
13
for 16K devices.
4. BUSY is an output in master mode and an input in slave mode.
Interrupt
Semaphore
Arbitration
A
0R
–A
11/12/13R
CE
R
OE
R
R/W
R
SEM
R
[4]
M/S
BUSY
R
INT
R
UB
R
LB
R
Cypress Semiconductor Corporation
Document #: 38-06052 Rev. *E
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised October 12, 2004