CY62256LL-70ZC Datasheet Download

Part No.:
CY62256LL-70ZC
Download:
Download Datasheet
Description:
[256K (32K x 8) Static RAM]
File Size:
395 K
Page:
12 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY62256LL-70ZC Datasheet Page:1CY62256LL-70ZC Datasheet Page:3CY62256LL-70ZC Datasheet Page:4CY62256LL-70ZC Datasheet Page:5CY62256LL-70ZC Datasheet Page:6CY62256LL-70ZC Datasheet Page:7CY62256LL-70ZC Datasheet Page:8CY62256LL-70ZC Datasheet Page:9 
CY62256
Product Portfolio
Power Dissipation
V
CC
Range (V)
Product
CY62256
CY62256L
CY62256LL
CY62256LL
CY62256LL
Commercial
Com’l / Ind’l
Commercial
Industrial
Automotive
Min.
4.5
Typ.
[2]
5.0
Max.
5.5
Speed
(ns)
70
55/70
70
55/70
55
Operating, I
CC
(mA)
Typ.
[2]
28
25
25
25
25
Max.
55
50
50
50
50
Standby, I
SB2
(µA)
Typ.
[2]
1
2
0.1
0.1
0.1
Max.
5
50
5
10
15
Pin Configurations
OE
A
1
A
2
A
3
A
4
WE
V
CC
A
5
A
6
A
7
A
8
A
9
A
10
A
11
22
23
24
25
26
27
28
1
2
3
4
5
6
7
21
20
19
18
17
16
15
14
13
12
11
10
9
8
Narrow SOIC
Top View
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
I/O0
I/O1
I/O2
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VCC
WE
A
4
A3
A2
A1
OE
A0
CE
I/O7
I/O6
I/O5
I/O4
I/O3
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
I/O0
I/O1
I/O2
GND
DIP
Top View
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VCC
WE
A
4
A3
A2
A1
OE
A0
CE
I/O7
I/O6
I/O5
I/O4
I/O3
TSOP I
Top View
(not to scale)
A
0
CE
I/O
7
I/O
6
I/O
5
I/O
4
I/O
3
GND
I/O
2
I/O
1
I/O
0
A
14
A
13
A
12
A
11
A
10
A
9
A
8
A
7
A
6
A
5
V
CC
WE
A
4
A
3
A
2
A
1
OE
7
6
5
4
3
2
1
28
27
26
25
24
23
22
8
9
TSOP I
Reverse Pinout
Top View
(not to scale)
10
11
12
13
14
15
16
17
18
19
20
21
A
12
A
13
A
14
I/O
0
I/O
1
I/O
2
GND
I/O
3
I/O
4
I/O
5
I/O
6
I/O
7
CE
A
0
Pin Definitions
Pin Number
1-10, 21, 23-26
11-13, 15-19,
27
20
22
Type
Input
Input/Output
Input/Control
Input/Control
Input/Control
A
0
-A
14
. Address Inputs
I/O
0
-I/O
7
. Data lines. Used as input or output lines depending on operation
WE.
When selected LOW, a WRITE is conducted. When selected HIGH, a READ is
conducted
CE.
When LOW, selects the chip. When HIGH, deselects the chip
OE.
Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins
behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as
input data pins
GND.
Ground for the device
Description
14
28
Ground
Power Supply
Vcc.
Power supply for the device
Notes:
2. Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions
(T
A
= 25°C, V
CC
). Parameters are guaranteed by design and characterization, and not 100% tested.
Document #: 38-05248 Rev. *C
Page 2 of 12