CY62256NLL-70PXC Datasheet Download

Part No.:
CY62256NLL-70PXC
Download:
Download Datasheet
Description:
[256K (32K x 8) Static RAM]
File Size:
710 K
Page:
13 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY62256NLL-70PXC Datasheet Page:2CY62256NLL-70PXC Datasheet Page:3CY62256NLL-70PXC Datasheet Page:4CY62256NLL-70PXC Datasheet Page:5CY62256NLL-70PXC Datasheet Page:7CY62256NLL-70PXC Datasheet Page:8CY62256NLL-70PXC Datasheet Page:9CY62256NLL-70PXC Datasheet Page:10 
CY62256N
Switching Waveforms
(continued)
Read Cycle No. 2
[13, 14]
CE
t
ACE
OE
t
DOE
t
LZOE
HIGH IMPEDANCE
t
LZCE
V
CC
SUPPLY
CURRENT
t
PU
50%
t
PD
ICC
50%
ISB
t
HZOE
t
HZCE
DATA VALID
t
RC
HIGH
IMPEDANCE
DATA OUT
Write Cycle No. 1 (WE Controlled)
[10, 15, 16]
t
WC
ADDRESS
CE
t
AW
WE
t
SA
t
PWE
t
HA
OE
t
SD
DATA I/O
NOTE
17
t
HZOE
DATA
IN
VALID
t
HD
Write Cycle No. 2 (CE Controlled)
[10, 15, 16]
t
WC
ADDRESS
CE
t
SA
t
AW
WE
t
SD
DATA I/O
DATA VALID
IN
t
HD
t
HA
t
SCE
Notes:
14. Address valid prior to or coincident with CE transition LOW.
15. Data I/O is high impedance if OE = V
IH
.
16. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
17. During this period, the I/Os are in output state and input signals should not be applied.
Document #: 001-06511 Rev. *A
Page 6 of 13