CY62148EV30LL-45ZSXI Datasheet Download

Part No.:
CY62148EV30LL-45ZSXI
Download:
Download Datasheet
Description:
[4-Mbit (512K x 8) Static RAM]
File Size:
1007 K
Page:
12 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY62148EV30LL-45ZSXI Datasheet Page:1CY62148EV30LL-45ZSXI Datasheet Page:2CY62148EV30LL-45ZSXI Datasheet Page:3CY62148EV30LL-45ZSXI Datasheet Page:4CY62148EV30LL-45ZSXI Datasheet Page:6CY62148EV30LL-45ZSXI Datasheet Page:7CY62148EV30LL-45ZSXI Datasheet Page:8CY62148EV30LL-45ZSXI Datasheet Page:9 
CY62148EV30 MoBL
®
Switching Characteristics
(Over the Operating Range)
Parameter
Read Cycle
t
RC
t
AA
t
OHA
t
ACE
t
DOE
t
LZOE
t
HZOE
t
LZCE
t
HZCE
t
PU
t
PD
Write Cycle
t
WC
t
SCE
t
AW
t
HA
t
SA
t
PWE
t
SD
t
HD
t
HZWE
t
LZWE
Write Cycle Time
CE LOW to Write End
Address Setup to Write End
Address Hold from Write End
Address Setup to Write Start
WE Pulse Width
Data Setup to Write End
Data Hold from Write End
WE LOW to High Z
WE HIGH to Low Z
10
45
35
35
0
0
35
25
0
18
10
55
40
40
0
0
40
25
0
20
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Read Cycle Time
Address to Data Valid
Data Hold from Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE LOW to Low Z
OE HIGH to High Z
CE LOW to Low Z
CE HIGH to High Z
CE LOW to Power Up
CE HIGH to Power Up
0
45
10
18
0
55
5
18
10
20
10
45
22
5
20
45
45
10
55
25
55
55
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Description
45 ns
Min
Max
Min
55 ns
Max
Unit
Notes
12. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V
CC(typ)
/2, input
pulse levels of 0 to V
CC(typ)
, and output loading of the specified I
OL
/I
OH
as shown in the
13. At any given temperature and voltage condition, t
HZCE
is less than t
LZCE
, t
HZOE
is less than t
LZOE
, and t
HZWE
is less than t
LZWE
for any given device.
14. t
HZOE
, t
HZCE
, and t
HZWE
transitions are measured when the output enter a high impedance state.
15. The internal write time of the memory is defined by the overlap of WE, CE = V
IL
. All signals must be ACTIVE to initiate a write and any of these signals can
terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
Document #: 38-05576 Rev. *F
Page 5 of 12