CY62147CV18LL-70BAI Datasheet Download

Part No.:
CY62147CV18LL-70BAI
Download:
Download Datasheet
Description:
[256K x 16 Static RAM]
File Size:
275 K
Page:
12 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY62147CV18LL-70BAI Datasheet Page:1CY62147CV18LL-70BAI Datasheet Page:2CY62147CV18LL-70BAI Datasheet Page:3CY62147CV18LL-70BAI Datasheet Page:5CY62147CV18LL-70BAI Datasheet Page:6CY62147CV18LL-70BAI Datasheet Page:7CY62147CV18LL-70BAI Datasheet Page:8CY62147CV18LL-70BAI Datasheet Page:9 
CY62147CV18 MoBL2™
AC Test Loads and Waveforms
R1
V
CC
OUTPUT
GND
30 pF
INCLUDING
JIG AND
SCOPE
R2
Rise Time:
1 V/ns
Fall Time:
1 V/ns
V
CC
Typ
10%
ALL INPUT PULSES
90%
90%
10%
Equivalent to:
THÉVENIN EQUIVALENT
RTH
OUTPUT
V
Parameters
R1
R2
R
TH
V
TH
1.8V
13500
10800
6000
0.80
UNIT
Ohms
Ohms
Ohms
Volts
Data Retention Characteristics
(Over the Operating Range)
Parameter
V
DR
I
CCDR
t
CDR[5]
t
R[6]
Description
V
CC
for Data Retention
Data Retention Current
Chip Deselect to Data
Retention Time
Operation Recovery Time
V
CC
= 1.0V
CE > V
CC
0.2V,
V
IN
> V
CC
0.2V or V
IN
< 0.2V
0
t
RC
Conditions
Min.
1.0
1
Typ.
[4]
Max.
1.95
8
Unit
V
µA
ns
ns
Data Retention Waveform
[7]
DATA RETENTION MODE
V
CC
CE or
BHE,BHE
V
CC(min.)
t
CDR
V
DR
> 1.0 V
V
CC(min.)
t
R
Notes:
6.
7.
Full device operation requires linear V
CC
ramp from V
DR
to V
CC(min)
>
100
µ
s or stable at V
CC(min)
>
100
µ
s.
BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.
Document #: 38-05011 Rev. *B
Page 4 of 12