CY2304SC-1 Datasheet Download

Part No.:
CY2304SC-1
Download:
Download Datasheet
Description:
[3.3V Zero Delay Buffer]
File Size:
112 K
Page:
8 Pages
Logo:
Manufacturer:
CYPRESS [ CYPRESS SEMICONDUCTOR ]
PCB Prototype
 CY2304SC-1 Datasheet Page:2CY2304SC-1 Datasheet Page:3CY2304SC-1 Datasheet Page:4CY2304SC-1 Datasheet Page:5CY2304SC-1 Datasheet Page:6CY2304SC-1 Datasheet Page:7CY2304SC-1 Datasheet Page:8 
CY2304
3.3V Zero Delay Buffer
Features
• Zero input-output propagation delay, adjustable by
capacitive load on FBK input
• Multiple configurations – see “Available Configura-
tions” table
• Multiple low-skew outputs
— Output-output skew less than 200 ps
— Device-device skew less than 500 ps
• 10-MHz to 133-MHz operating range
• Low jitter, less than 200 ps cycle-cycle
• Space-saving 8-pin 150-mil SOIC package
• 3.3V operation
• Industrial temperature available
The part has an on-chip phase-locked loop (PLL) that locks to
an input clock presented on the REF pin. The PLL feedback is
required to be driven into the FBK pin, and can be obtained
from one of the outputs. The input-to-output skew is
guaranteed to be less than 250 ps, and output-to-output skew
is guaranteed to be less than 200 ps.
The CY2304 has two banks of two outputs each.
The CY2304 PLL enters a power-down state when there are
no rising edges on the REF input. In this mode, all outputs are
three-stated and the PLL is turned off, resulting in less than
25
µA
of current draw.
Multiple CY2304 devices can accept the same input clock and
distribute it in a system. In this case, the skew between the
outputs of two devices is guaranteed to be less than 500 ps.
The CY2304 is available in two different configurations, as
shown in the “Available Configurations” table. The CY2304–1
is the base part, where the output frequencies equal the
reference if there is no counter in the feedback path.
The CY2304–2 allows the user to obtain Ref and 1/2x or 2x
frequencies on each output bank. The exact configuration and
output frequencies depends on which output drives the
feedback pin.
Functional Description
The CY2304 is a 3.3V zero delay buffer designed to distribute
high-speed clocks in PC, workstation, datacom, telecom, and
other high-performance applications.
Logic Block Diagram
FBK
CLKA1
REF
PLL
CLKA2
/2
Pin Configuration
8-pin SOIC
Top View
REF
CLKA1
CLKA2
GND
1
2
3
4
8
7
6
5
FBK
V
DD
CLKB2
CLKB1
Extra Divider (-2)
CLKB1
CLKB2
Available Configurations
Device
CY2304-1
CY2304-2
CY2304-2
FBK from
Bank A or B
Bank A
Bank B
Bank A Frequency Bank B Frequency
Reference
Reference
2 × Reference
Reference
Reference/2
Reference
Cypress Semiconductor Corporation
Document #: 38-07247 Rev. *C
3901 North First Street
San Jose
CA 95134 • 408-943-2600
Revised December 7, 2002